Frank Denis 0adc144f88 std/crypto: adjust aesni parallelism to CPU models
Intel keeps changing the latency & throughput of the aes* and clmul
instructions every time they release a new model.

Adjust `optimal_parallel_blocks` accordingly, keeping 8 as a safe
default for unknown data.
2020-10-28 21:44:00 +02:00
..
2020-10-26 19:19:34 -04:00
2020-10-25 21:13:14 -04:00
2020-10-26 19:19:34 -04:00
2020-10-26 19:19:34 -04:00
2020-09-16 01:58:48 +03:00