508 lines
13 KiB
C
508 lines
13 KiB
C
|
/*===---- mmintrin.h - MMX intrinsics --------------------------------------===
|
||
|
|
*
|
||
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
||
|
|
* of this software and associated documentation files (the "Software"), to deal
|
||
|
|
* in the Software without restriction, including without limitation the rights
|
||
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
||
|
|
* copies of the Software, and to permit persons to whom the Software is
|
||
|
|
* furnished to do so, subject to the following conditions:
|
||
|
|
*
|
||
|
|
* The above copyright notice and this permission notice shall be included in
|
||
|
|
* all copies or substantial portions of the Software.
|
||
|
|
*
|
||
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
||
|
|
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
||
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
||
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
||
|
|
* THE SOFTWARE.
|
||
|
|
*
|
||
|
|
*===-----------------------------------------------------------------------===
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __MMINTRIN_H
|
||
|
|
#define __MMINTRIN_H
|
||
|
|
|
||
|
|
#ifndef __MMX__
|
||
|
|
#error "MMX instruction set not enabled"
|
||
|
|
#else
|
||
|
|
|
||
|
|
typedef long long __m64 __attribute__((__vector_size__(8)));
|
||
|
|
|
||
|
|
typedef int __v2si __attribute__((__vector_size__(8)));
|
||
|
|
typedef short __v4hi __attribute__((__vector_size__(8)));
|
||
|
|
typedef char __v8qi __attribute__((__vector_size__(8)));
|
||
|
|
|
||
|
|
/* Define the default attributes for the functions in this file. */
|
||
|
|
#define __DEFAULT_FN_ATTRS __attribute__((__always_inline__, __nodebug__))
|
||
|
|
|
||
|
|
static __inline__ void __DEFAULT_FN_ATTRS
|
||
|
|
_mm_empty(void)
|
||
|
|
{
|
||
|
|
__builtin_ia32_emms();
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_cvtsi32_si64(int __i)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_vec_init_v2si(__i, 0);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ int __DEFAULT_FN_ATTRS
|
||
|
|
_mm_cvtsi64_si32(__m64 __m)
|
||
|
|
{
|
||
|
|
return __builtin_ia32_vec_ext_v2si((__v2si)__m, 0);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_cvtsi64_m64(long long __i)
|
||
|
|
{
|
||
|
|
return (__m64)__i;
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ long long __DEFAULT_FN_ATTRS
|
||
|
|
_mm_cvtm64_si64(__m64 __m)
|
||
|
|
{
|
||
|
|
return (long long)__m;
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_packs_pi16(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_packsswb((__v4hi)__m1, (__v4hi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_packs_pi32(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_packssdw((__v2si)__m1, (__v2si)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_packs_pu16(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_packuswb((__v4hi)__m1, (__v4hi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_unpackhi_pi8(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_punpckhbw((__v8qi)__m1, (__v8qi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_unpackhi_pi16(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_punpckhwd((__v4hi)__m1, (__v4hi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_unpackhi_pi32(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_punpckhdq((__v2si)__m1, (__v2si)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_unpacklo_pi8(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_punpcklbw((__v8qi)__m1, (__v8qi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_unpacklo_pi16(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_punpcklwd((__v4hi)__m1, (__v4hi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_unpacklo_pi32(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_punpckldq((__v2si)__m1, (__v2si)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_add_pi8(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_paddb((__v8qi)__m1, (__v8qi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_add_pi16(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_paddw((__v4hi)__m1, (__v4hi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_add_pi32(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_paddd((__v2si)__m1, (__v2si)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_adds_pi8(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_paddsb((__v8qi)__m1, (__v8qi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_adds_pi16(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_paddsw((__v4hi)__m1, (__v4hi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_adds_pu8(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_paddusb((__v8qi)__m1, (__v8qi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_adds_pu16(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_paddusw((__v4hi)__m1, (__v4hi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_sub_pi8(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psubb((__v8qi)__m1, (__v8qi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_sub_pi16(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psubw((__v4hi)__m1, (__v4hi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_sub_pi32(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psubd((__v2si)__m1, (__v2si)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_subs_pi8(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psubsb((__v8qi)__m1, (__v8qi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_subs_pi16(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psubsw((__v4hi)__m1, (__v4hi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_subs_pu8(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psubusb((__v8qi)__m1, (__v8qi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_subs_pu16(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psubusw((__v4hi)__m1, (__v4hi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_madd_pi16(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_pmaddwd((__v4hi)__m1, (__v4hi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_mulhi_pi16(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_pmulhw((__v4hi)__m1, (__v4hi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_mullo_pi16(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_pmullw((__v4hi)__m1, (__v4hi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_sll_pi16(__m64 __m, __m64 __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psllw((__v4hi)__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_slli_pi16(__m64 __m, int __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psllwi((__v4hi)__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_sll_pi32(__m64 __m, __m64 __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_pslld((__v2si)__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_slli_pi32(__m64 __m, int __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_pslldi((__v2si)__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_sll_si64(__m64 __m, __m64 __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psllq(__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_slli_si64(__m64 __m, int __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psllqi(__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_sra_pi16(__m64 __m, __m64 __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psraw((__v4hi)__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_srai_pi16(__m64 __m, int __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psrawi((__v4hi)__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_sra_pi32(__m64 __m, __m64 __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psrad((__v2si)__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_srai_pi32(__m64 __m, int __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psradi((__v2si)__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_srl_pi16(__m64 __m, __m64 __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psrlw((__v4hi)__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_srli_pi16(__m64 __m, int __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psrlwi((__v4hi)__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_srl_pi32(__m64 __m, __m64 __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psrld((__v2si)__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_srli_pi32(__m64 __m, int __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psrldi((__v2si)__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_srl_si64(__m64 __m, __m64 __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psrlq(__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_srli_si64(__m64 __m, int __count)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_psrlqi(__m, __count);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_and_si64(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return __builtin_ia32_pand(__m1, __m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_andnot_si64(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return __builtin_ia32_pandn(__m1, __m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_or_si64(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return __builtin_ia32_por(__m1, __m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_xor_si64(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return __builtin_ia32_pxor(__m1, __m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_cmpeq_pi8(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_pcmpeqb((__v8qi)__m1, (__v8qi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_cmpeq_pi16(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_pcmpeqw((__v4hi)__m1, (__v4hi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_cmpeq_pi32(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_pcmpeqd((__v2si)__m1, (__v2si)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_cmpgt_pi8(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_pcmpgtb((__v8qi)__m1, (__v8qi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_cmpgt_pi16(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_pcmpgtw((__v4hi)__m1, (__v4hi)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_cmpgt_pi32(__m64 __m1, __m64 __m2)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_pcmpgtd((__v2si)__m1, (__v2si)__m2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_setzero_si64(void)
|
||
|
|
{
|
||
|
|
return (__m64){ 0LL };
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_set_pi32(int __i1, int __i0)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_vec_init_v2si(__i0, __i1);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_set_pi16(short __s3, short __s2, short __s1, short __s0)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_vec_init_v4hi(__s0, __s1, __s2, __s3);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_set_pi8(char __b7, char __b6, char __b5, char __b4, char __b3, char __b2,
|
||
|
|
char __b1, char __b0)
|
||
|
|
{
|
||
|
|
return (__m64)__builtin_ia32_vec_init_v8qi(__b0, __b1, __b2, __b3,
|
||
|
|
__b4, __b5, __b6, __b7);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_set1_pi32(int __i)
|
||
|
|
{
|
||
|
|
return _mm_set_pi32(__i, __i);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_set1_pi16(short __w)
|
||
|
|
{
|
||
|
|
return _mm_set_pi16(__w, __w, __w, __w);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_set1_pi8(char __b)
|
||
|
|
{
|
||
|
|
return _mm_set_pi8(__b, __b, __b, __b, __b, __b, __b, __b);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_setr_pi32(int __i0, int __i1)
|
||
|
|
{
|
||
|
|
return _mm_set_pi32(__i1, __i0);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_setr_pi16(short __w0, short __w1, short __w2, short __w3)
|
||
|
|
{
|
||
|
|
return _mm_set_pi16(__w3, __w2, __w1, __w0);
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ __m64 __DEFAULT_FN_ATTRS
|
||
|
|
_mm_setr_pi8(char __b0, char __b1, char __b2, char __b3, char __b4, char __b5,
|
||
|
|
char __b6, char __b7)
|
||
|
|
{
|
||
|
|
return _mm_set_pi8(__b7, __b6, __b5, __b4, __b3, __b2, __b1, __b0);
|
||
|
|
}
|
||
|
|
|
||
|
|
#undef __DEFAULT_FN_ATTRS
|
||
|
|
|
||
|
|
/* Aliases for compatibility. */
|
||
|
|
#define _m_empty _mm_empty
|
||
|
|
#define _m_from_int _mm_cvtsi32_si64
|
||
|
|
#define _m_to_int _mm_cvtsi64_si32
|
||
|
|
#define _m_packsswb _mm_packs_pi16
|
||
|
|
#define _m_packssdw _mm_packs_pi32
|
||
|
|
#define _m_packuswb _mm_packs_pu16
|
||
|
|
#define _m_punpckhbw _mm_unpackhi_pi8
|
||
|
|
#define _m_punpckhwd _mm_unpackhi_pi16
|
||
|
|
#define _m_punpckhdq _mm_unpackhi_pi32
|
||
|
|
#define _m_punpcklbw _mm_unpacklo_pi8
|
||
|
|
#define _m_punpcklwd _mm_unpacklo_pi16
|
||
|
|
#define _m_punpckldq _mm_unpacklo_pi32
|
||
|
|
#define _m_paddb _mm_add_pi8
|
||
|
|
#define _m_paddw _mm_add_pi16
|
||
|
|
#define _m_paddd _mm_add_pi32
|
||
|
|
#define _m_paddsb _mm_adds_pi8
|
||
|
|
#define _m_paddsw _mm_adds_pi16
|
||
|
|
#define _m_paddusb _mm_adds_pu8
|
||
|
|
#define _m_paddusw _mm_adds_pu16
|
||
|
|
#define _m_psubb _mm_sub_pi8
|
||
|
|
#define _m_psubw _mm_sub_pi16
|
||
|
|
#define _m_psubd _mm_sub_pi32
|
||
|
|
#define _m_psubsb _mm_subs_pi8
|
||
|
|
#define _m_psubsw _mm_subs_pi16
|
||
|
|
#define _m_psubusb _mm_subs_pu8
|
||
|
|
#define _m_psubusw _mm_subs_pu16
|
||
|
|
#define _m_pmaddwd _mm_madd_pi16
|
||
|
|
#define _m_pmulhw _mm_mulhi_pi16
|
||
|
|
#define _m_pmullw _mm_mullo_pi16
|
||
|
|
#define _m_psllw _mm_sll_pi16
|
||
|
|
#define _m_psllwi _mm_slli_pi16
|
||
|
|
#define _m_pslld _mm_sll_pi32
|
||
|
|
#define _m_pslldi _mm_slli_pi32
|
||
|
|
#define _m_psllq _mm_sll_si64
|
||
|
|
#define _m_psllqi _mm_slli_si64
|
||
|
|
#define _m_psraw _mm_sra_pi16
|
||
|
|
#define _m_psrawi _mm_srai_pi16
|
||
|
|
#define _m_psrad _mm_sra_pi32
|
||
|
|
#define _m_psradi _mm_srai_pi32
|
||
|
|
#define _m_psrlw _mm_srl_pi16
|
||
|
|
#define _m_psrlwi _mm_srli_pi16
|
||
|
|
#define _m_psrld _mm_srl_pi32
|
||
|
|
#define _m_psrldi _mm_srli_pi32
|
||
|
|
#define _m_psrlq _mm_srl_si64
|
||
|
|
#define _m_psrlqi _mm_srli_si64
|
||
|
|
#define _m_pand _mm_and_si64
|
||
|
|
#define _m_pandn _mm_andnot_si64
|
||
|
|
#define _m_por _mm_or_si64
|
||
|
|
#define _m_pxor _mm_xor_si64
|
||
|
|
#define _m_pcmpeqb _mm_cmpeq_pi8
|
||
|
|
#define _m_pcmpeqw _mm_cmpeq_pi16
|
||
|
|
#define _m_pcmpeqd _mm_cmpeq_pi32
|
||
|
|
#define _m_pcmpgtb _mm_cmpgt_pi8
|
||
|
|
#define _m_pcmpgtw _mm_cmpgt_pi16
|
||
|
|
#define _m_pcmpgtd _mm_cmpgt_pi32
|
||
|
|
|
||
|
|
#endif /* __MMX__ */
|
||
|
|
|
||
|
|
#endif /* __MMINTRIN_H */
|
||
|
|
|